PCIE interface para ASIC núcleo

Thread starter ericyuan
Start date Jul 25, 2011

Jul 25, 2011

#1

E

ericyuan

Guest

Há algum problema de sincronismo outros devem ser considerados? exceto sinais de equilíbrio Tx Rx.

Jul 25, 2011

#2

F

foster_cn

Guest

você quer dizer lado RC ou lateral endpoint?

You must log in or register to reply here.

Share:

Facebook X (Twitter) Reddit Pinterest Tumblr WhatsApp Email Link

Welcome to EDABoard.com

Sponsor

This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.

Accept Learn more…

Top